Microchip dsPIC33EP16GS202 Bruksanvisning
Microchip
Ikke kategorisert
dsPIC33EP16GS202
Les nedenfor 📖 manual på norsk for Microchip dsPIC33EP16GS202 (344 sider) i kategorien Ikke kategorisert. Denne guiden var nyttig for 2 personer og ble vurdert med 4.5 stjerner i gjennomsnitt av 1.5 brukere
Side 1/344
2015-2018 Microchip Technology Inc. DS70005208E-page 1
dsPIC33EPXXGS202 FAMILY
Operating Conditions
• 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS
• 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS
Flash Architecture
• 16 Kbytes-32 Kbytes of Program Flash
Core: 16-Bit dsPIC33E CPU
• Code-Efficient (C and Assembly) Architecture
• Two 40-Bit Wide Accumulators
• Single-Cycle (MAC/MPY) with Dual Data Fetch
• Single-Cycle Mixed-Sign MUL Plus
Hardware Divide
• 32-Bit Multiply Support
• Two Additional Working Register Sets (reduces
context switching)
Clock Management
• ±0.9% Internal Oscillator
• Programmable PLLs and Oscillator Clock Sources
• Fail-Safe Clock Monitor (FSCM)
• Independent Watchdog Timer (WDT)
• Fast Wake-up and Start-up
Power Management
• Low-Power Management modes (Sleep,
Idle, Doze)
• Integrated Power-on Reset and Brown-out Reset
• 0.5 mA/MHz Dynamic Current (typical)
•10 μA I
PD
Current (typical)
High-Speed PWM
• Three PWM Generators (two outputs per
generator)
• Individual Time Base and Duty Cycle for each PWM
• 1.04 ns PWM Resolution (frequency, duty cycle,
dead time and phase)
• Supports Center-Aligned, Redundant, Complementary
and True Independent Output modes
• Independent Fault and Current-Limit Inputs
• Output Override Control
• PWM Support for:
- AC/DC, DC/DC, inverters, PFC, lighting
Advanced Analog Features
• High-Speed ADC module:
- 12-bit with 2 dedicated SAR ADC cores and
one shared SAR ADC core
- Up to 3.25 Msps conversion rate per ADC core @
12-bit resolution
- Dedicated result buffer for each analog
channel
- Flexible and independent ADC trigger
sources
- Two digital comparators
- One oversampling filter
• Two Rail-to-Rail Comparators with Hysteresis:
- Dedicated 12-bit Digital-to-Analog Converter
(DAC) for each analog comparator
• Two Programmable Gain Amplifiers:
- Single-ended or independent ground
reference
- Five selectable gains (4x, 8x, 16x, 32x
and 64x)
- 40 MHz gain bandwidth
Interconnected SMPS Peripherals
• Reduces CPU Interaction to Improve Performance
• Flexible PWM Trigger Options for
ADC Conversions
• High-Speed Comparator Truncates PWM
(15 ns typical):
- Supports Cycle-by-Cycle Current mode control
- Current Reset mode (variable frequency)
Timers/Output Compare/Input Capture
• Three 16-Bit and One 32-Bit Timers/Counters
• One Output Compare (OC) module, Configurable
as Timers/Counters
• One Input Capture (IC) module
16-Bit Digi
tal Signal Controllers for Digital Power Applications with
Interconne
cted High-Speed PWM, ADC, PGA and Comparators
dsPIC33EPXXGS202 FAMILY
DS70005208E-page 2 2015-2018 Microchip Technology Inc.
Communication Interfaces
• One UART module (15 Mbps):
- Supports LIN/J2602 protocols and IrDA
®
• One 4-Wire SPI module (15 Mbps)
•One I
2
C module (up to 1 Mbaud) with SMBus
Support
Input/Output
• Sink/Source up to 12mA/15mA, respectively;
Pin-Specific for Standard V
OH
/V
OL
• 5V Tolerant Pins
• Selectable Open-Drain, Pull-ups and Pull-Downs
• External Interrupts on All I/O Pins
• Peripheral Pin Select (PPS) to allow Function
Remap with Six Virtual I/Os
Qualification and Class B Support
• AEC-Q100 REVG (Grade 1, -40°C to +125°C)
• Class B Safety Library, IEC 60730
• 4x4x0.6 mm and 6x6x0.5 mm UQFN Packages
are Designed and Optimized to ease IPC9592B
2nd Level Temperature Cycle Qualification
Debugger Development Support
• In-Circuit and In-Application Programming
• Three Program and One Complex
Data Breakpoint
• IEEE 1149.2 Compatible (JTAG) Boundary Scan
• Trace and Run-Time Watch
TABLE 1: dsPIC33EPXXGS202 FAMILY DEVICES
Device
Pins
Program Memory Bytes
RAM Bytes
Timers
(1)
Remappable Peripherals
PWM
ADC Inputs
I
2
C
ADC Cores
PGA
Analog Comparator
General Purpose I/O (GPIO)
Packages
Input Capture
Output Compare
UART
SPI
External Interrupts
(2)
dsPIC33EP16GS202 28 16K 2K 3 1 1 1 1 3 3x2 12 1 3 2 2 21 SSOP, SOIC, QFN-S,
UQFN (4x4 mm),
UQFN (6x6 mm)
dsPIC33EP32GS202 28 32K 2K 3 1 1 1 1 3 3x2 12 1 3 2 2 21
Note 1: The external clock for Timer1, Timer2 and Timer3 is remappable.
2: INT0 is not remappable; INT1 and INT2 are remappable.
Produkspesifikasjoner
| Merke: | Microchip |
| Kategori: | Ikke kategorisert |
| Modell: | dsPIC33EP16GS202 |
Trenger du hjelp?
Hvis du trenger hjelp med Microchip dsPIC33EP16GS202 still et spørsmål nedenfor, og andre brukere vil svare deg
Ikke kategorisert Microchip Manualer
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
Ikke kategorisert Manualer
- AudioControl
- Vivotek
- NordicTrack
- QSC
- Interstuhl
- Aplic
- Godrej
- Crock-Pot
- Murr Elektronik
- Sharper Image
- Champion
- Albert Heijn
- LG
- Trio Lighting
- InAlto
Nyeste Ikke kategorisert Manualer
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025
30 September 2025